Introduction
A parallel input analog storage register of width n accepts data at a mean rate at least n times the value which is possible if the data have to pass through a single serial port. The penalty for this rate increase is a greatly increased complexity of interconnections which limit the number of analog channels which can be handled with a reasonable effort. However, the high sampling rates which are possible (up to 1000 MHz) and the dynamic range of 11 bits are performance specifications which are not simultaneously available in the existing technologies of flash ADC's or fast CCD's.
Moreover, since the rate boost comes from the parallel handling of the analog information and not from using advanced technology in the component circuits, one benefits from the advantages of low cost and low power consumption of the MOS devices used.
System Organization
The system organization is shown in the block diagram ( Fig. 1 ) and the program of drive pulses in The sampling intervals can be shortened and the number of input signals varied over a wide range by the use of the presampler shown in the left half of Fig. 1 . In the tests to be described, the prototype was arranged in such a way that 256 time bins were allocated to each of two input signals. Other arrangements, e.g., 8 signals with 64 time bins each can be realized by changing patches.
The sequence of operations to acquire analog data is shown in Fig. 2 Figure 3 shows details of the circuitry for the acquisition of the analog samples. Each of the two presamplers is made of eight SD5000 switches through which the stray capacitances loading each data bus are charged to the instantaneous level of the signal. The sequence of gate signals for strobing are generated by a delay line made of 34-conductor mass terminated flat cable. The driver is a TTL to MOS converter 75366 (4 sections in parallel). This sampling pulse generator gives sufficiently fast trailing edges down to sampling intervals of -2 nsec. The signal is degraded as it passes 16 nodes with 2 gate connections on each but by providing enough amplitude one can ensure that the parts of the signal causing the switching transition are sufficiently fast. The analog signal at present comes in directly on a 500 coaxial cable resulting in a rise time of the signal on the data bus of ml10 nsec, too slow for the desired sampling rates. In a smaller test system where the capacitive loading of the signal was less severe, sampling in 1 nsec steps gave a satisfactory reconstruction of a doublet of Gaussian shaped signals of 8 nsec half width and 20 nsec separation. Shorter sampling intervals should be possible with this prototype once a low impedance driver for the signal has been added. (Using a similar structure to the presampler, sampling at rates of 1 GHz and higher have been reported in the literature.2) Very little circuitry is needed for the readout logic since the data are already serialized in the PISO register. One noteworthy feature is the sampling and storage of a reference level from each of the PISO outputs at a time when no signal is present. The true signal is compared to this reference level in a difference amplifier. A photograph of the module is shwon in Fig. 4 . Applications and Future Plans One possible application of this system considered at SLAC is in the digitization of signals from high resolution drift chambers. Such detectors installed at colliding beam facilities generate fast and often overlapping signals in a vast number of channels. These conditions are also found in large arrays of photomultipliers viewing scintillators placed in intense particle beams. The system described here promises to provide accurate information of large bandwidth at acceptable cost. It does however require an extensive calibration system to realize its full potential. The high accuracy of the analog data effectively extends the bandwidth of the system beyond the nominal limits of the components because the original signal shape can be recovered from the data by unfolding with the measured response function of the system. We will investigate the feasibility of applying such corrections using the computing power of the BADC system.1 Of the components used here, both the SD5000 (DMOS quad linear gate) and the R5501 (PMOS bucket brigade device manufactured by EG&G Reticon) are difficult to obtain due to manufacturing anamolies. However, both represent classes 341 of devices which are relatively easy to customize. Various possibilities of achieving the equivalent performance in one or more custom devices, with multisourcing a prime consideration, are being investigated.
